Normal view MARC view

Palnitkar, Samir (Personal Name)

Preferred form: Palnitkar, Samir

Machine generated authority record

Work cat.: (BD-DhEU)5731: Palnitkar, Samir, Verilog HDL : a guide to digital design and synthesis /, c 2003.

Last Updated on 16 October 2024
Copyright © Eastern University Library 2024